Many designers are on a quest to embed intelligence into even the most mundane objects as they try to equip smart homes with intelligent connected devices and sensor networks that link to the burgeoning Internet of Things (IoT). Other embedded designers focus on increasing the capabilities of already-intelligent consumer electronics products or on making portable versions of sophisticated sensing devices that require energy efficiency. Though these intelligent devices often need to run on battery power for a long time – sometimes for a period of years – many also require high performance due to their complexity.
The use of ARM CPUs is growing in Systems-on-Chip (SoC) platforms, as the generic ARM architecture lends well to a wide variety of systems and applications. However, while ARM processors are ideally suited for system management functions, they typically struggle with processing-intensive tasks such as imaging and advanced audio and voice communications. As the need for advanced signal processing continues to increase, application-specific Digital Signal Processors (DSPs) are now being integrated with ARM cores on the die of SoCs to offload demanding data processing from the CPU in order to optimize power consumption and performance.
Fixed-point DSPs store and manipulate integers, while floating-point DSPs use a mantissa and exponent to represent rational numbers. Multiple factors determine whether fixed- or floating-point is the right choice for a particular application, including cost, development time, and performance.
Sensors need to convert physical values such as pressure, weight, distance, and length into a digital value. In the first step of such a conversion, the physical is converted into a temporary electrical analog value such as voltage or time.
Multicore DSPs allow power-efficient implementation of SAR processing tasks.
- Optimizing performance, power, and area in processors to meet increasing demands
- Advances in EDA design methodologies led by next-generation FPGAs
- Looking back at the milestones as DAC-50 approaches
- DSP and programmable device needs increase with expanding reach of consumer electronics
- EDA vendors roll out advances for 20 nm design
- Boosting embedded DSP processing with open-source-based HPEC supercomputer performance
- SRIO reaches a crossroads in Intel-based DSP designs
- Modular Open Systems Approach: A philosophy whose time has come?
- Getting higher resolution analog signals into the digital domain
- Message in a bottleneck: Time to double fabric bandwidth with Gen2 Serial RapidIO
- Big 3 Executive Interview – Walden C. Rhines, CEO, Mentor Graphics
- Big 3 Executive Interview - Lip-Bu Tan, CEO, Cadence Design Systems
- Big 3 Executive Interview - John Chilton, Senior VP, Marketing and Strategic Development, Synopsys, Inc.
- Bridgework: Q&A with Mercury Computer Systems on how connectivity to (just about any) fabric on the backplane aids high throughput, low latency, and extreme determinism
- Power consumption as the competitive advantage
- 2013 Most Influential Women in Embedded: Jane Donaldson, President of Annapolis Micro Systems, Inc.
- Technically speaking: Trends in mass customization, FPGAs
- 2012 Top Innovators in EDA: Serial innovation, collaboration, and patience
- FPGA targeted design platforms: Fulfilling the programmable imperative
- FPGAs deliver performance and flexibility to mixed-signal applications
- White Paper: Shock and Vibration Testing of the SA.45s Chip Scale Atomic Clock (CSAC) Validation Build Units
- Selecting the Right Embedded SSD Storage Solution
- Using the High Performance Memory Subsystems in an FPGA for Innovative Bridging Applications
- The 4th generation Intel(r) Core(tm) processors
- Tackling Thermal Design Challenges of Smaller, Lighter and More Efficient Avionics
- No such pipe, or this pipe has been deleted
- Video: Complete Software Radio Transceiver Solutions
- Video: High-channel Count, Wide Decimation VPX Solutions
- Video: Model 78640 1-Chan 3.6 GHz or 2-Chan 1.8 GHz 12-bit A/D with Virtex-6 FPGA
- Video: Model 78670 4-Channel 1.25 GHz, 16-bit D/A with Virtex-6 FPGA Board