<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:wfw="http://wellformedweb.org/CommentAPI/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
	>

<channel>
	<title>DSP-FPGA.com</title>
	<atom:link href="http://dsp-fpga.com/feed/" rel="self" type="application/rss+xml" />
	<link>http://dsp-fpga.com</link>
	<description>Increasingly, DSPs and FPGAs are being used together to solve consumer “triple play” multimedia applications. We not only cover technology from the systems angle, but also from the IC design and development tools side as well.</description>
	<lastBuildDate>Tue, 15 May 2012 00:00:00 +0000</lastBuildDate>
	<language>en</language>
	<sy:updatePeriod>hourly</sy:updatePeriod>
	<sy:updateFrequency>1</sy:updateFrequency>
	<generator>http://wordpress.org/?v=3.3.2</generator>
		<item>
		<title>Xilinx introduces new Targeted Design Platforms at NAB show</title>
		<link>http://tech.opensystemsmedia.com/fpga/2012/04/xilinx-introduces-new-targeted-design-platforms-at-nab-show/</link>
		<comments>http://tech.opensystemsmedia.com/fpga/2012/04/xilinx-introduces-new-targeted-design-platforms-at-nab-show/#comments</comments>
		<pubDate>Thu, 19 Apr 2012 23:04:08 +0000</pubDate>
		<dc:creator>Mike Demler, Editorial Director</dc:creator>
				<category><![CDATA[Blog]]></category>
		<category><![CDATA[New Products]]></category>
		<category><![CDATA[News]]></category>
		<category><![CDATA[TechChannel-original]]></category>

		<guid isPermaLink="false">http://tech.opensystemsmedia.com/fpga/?p=844</guid>
		<description><![CDATA[Xilinx and Tokyo Electron Device Ltd. have developed a new Display TDP for 4K2K Display applications &#160; Xilinx has launched a new set of Targeted Design Platforms (TDP), at the 2102 National Association of Broadcasters (NAB) show in Las Vegas this week. The Display TDP supports development of content for emerging quad High Definition 4K2K [...]]]></description>
		<wfw:commentRss>http://tech.opensystemsmedia.com/fpga/2012/04/xilinx-introduces-new-targeted-design-platforms-at-nab-show/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>MathWorks Introduces HDL Coder and Verifier For MATLAB</title>
		<link>http://tech.opensystemsmedia.com/eda/2012/03/mathworks-introduces-hdl-coder-and-verifier-for-matlab/</link>
		<comments>http://tech.opensystemsmedia.com/eda/2012/03/mathworks-introduces-hdl-coder-and-verifier-for-matlab/#comments</comments>
		<pubDate>Tue, 06 Mar 2012 02:12:16 +0000</pubDate>
		<dc:creator>Mike Demler, Editorial Director</dc:creator>
				<category><![CDATA[Blog]]></category>
		<category><![CDATA[New Products]]></category>
		<category><![CDATA[TechChannel-original]]></category>

		<guid isPermaLink="false">http://tech.opensystemsmedia.com/eda/?p=413</guid>
		<description><![CDATA[MathWorks Inc.  has announced HDL Coder for MATLAB, a tool that enables algorithm developers and system engineers to  automatically generate synthesizable VHDL and Verilog code from models they have written in the company&#8217;s MATLAB language.  Engineers can use the tool, which was previously available only in MathWorks Simulink, to implement FPGA programming or for ASIC prototyping and design. According [...]]]></description>
		<wfw:commentRss>http://tech.opensystemsmedia.com/eda/2012/03/mathworks-introduces-hdl-coder-and-verifier-for-matlab/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Analog advances defy logic</title>
		<link>http://tech.opensystemsmedia.com/analog/2012/02/analog-advances-defy-logic/</link>
		<comments>http://tech.opensystemsmedia.com/analog/2012/02/analog-advances-defy-logic/#comments</comments>
		<pubDate>Wed, 15 Feb 2012 19:30:05 +0000</pubDate>
		<dc:creator>Mike Demler, Editorial Director</dc:creator>
				<category><![CDATA[Blog]]></category>
		<category><![CDATA[TechChannel-original]]></category>

		<guid isPermaLink="false">http://tech.opensystemsmedia.com/analog/?p=386</guid>
		<description><![CDATA[If you took notice of the pun in the title of this column, it was intended. I frequently see attempts to frame discussions of analog design from a digital perspective, a view in which Boolean logic reduces the world to ones and zeros. Such a discussion took place at the DesignCon 2012 on January 31, [...]]]></description>
		<wfw:commentRss>http://tech.opensystemsmedia.com/analog/2012/02/analog-advances-defy-logic/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Xilinx rolls out 7-Series FPGA design kits and DSP reference platform</title>
		<link>http://tech.opensystemsmedia.com/fpga/2012/01/xilinx-rolls-out-7-series-fpga-design-kits-and-dsp-reference-platform/</link>
		<comments>http://tech.opensystemsmedia.com/fpga/2012/01/xilinx-rolls-out-7-series-fpga-design-kits-and-dsp-reference-platform/#comments</comments>
		<pubDate>Tue, 31 Jan 2012 15:00:30 +0000</pubDate>
		<dc:creator>Mike Demler, Editorial Director</dc:creator>
				<category><![CDATA[Blog]]></category>
		<category><![CDATA[New Products]]></category>
		<category><![CDATA[TechChannel-original]]></category>
		<category><![CDATA[Uncategorized]]></category>

		<guid isPermaLink="false">http://tech.opensystemsmedia.com/fpga/?p=630</guid>
		<description><![CDATA[&#160; Xilinx has announced availability of the first design kits and Targeted Design Platform (TDP) for the company&#8217;s latest 28nm Kintex-7 and Virtex-7 FPGAs.  The kits were developed through a close partnership between Xilinx and their Alliance Members &#8211; 4DSP Inc., Analog Devices Inc., Avnet Electronics Marketing, Northwest Logic, MathWorks, Texas Instruments, and Xylon. According to [...]]]></description>
		<wfw:commentRss>http://tech.opensystemsmedia.com/fpga/2012/01/xilinx-rolls-out-7-series-fpga-design-kits-and-dsp-reference-platform/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Xilinx Expands Targeted Design Platforms for Industrial Networking and Motor Control Applications</title>
		<link>http://tech.opensystemsmedia.com/fpga/2011/11/xilinx-expands-targeted-design-platforms-for-industrial-networking-and-motor-control-applications/</link>
		<comments>http://tech.opensystemsmedia.com/fpga/2011/11/xilinx-expands-targeted-design-platforms-for-industrial-networking-and-motor-control-applications/#comments</comments>
		<pubDate>Tue, 22 Nov 2011 15:42:01 +0000</pubDate>
		<dc:creator>Mike Demler, Editorial Director</dc:creator>
				<category><![CDATA[Industry News]]></category>
		<category><![CDATA[New Products]]></category>
		<category><![CDATA[TechChannel-original]]></category>

		<guid isPermaLink="false">http://tech.opensystemsmedia.com/fpga/?p=501</guid>
		<description><![CDATA[Xilinx has announced plans to add to their Targeted Design Platform for industrial applications by extending their offering from the low cost 45nm Spartan-6 FPGAs, to the new 28nm Artix-7 and Zynq-7000 Extensible Processing Platform (EPP). Yvonne Lin, Industrial Marketing Manager at Xilinx, says that the company participates in the industrial market in both the [...]]]></description>
		<wfw:commentRss>http://tech.opensystemsmedia.com/fpga/2011/11/xilinx-expands-targeted-design-platforms-for-industrial-networking-and-motor-control-applications/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Xilinx ISE Design Suite 13.3 Full Custom Precision Floating-Point Support Extends Productivity for DSP Designers</title>
		<link>http://dsp-fpga.com/news/db/?29023</link>
		<comments>http://dsp-fpga.com/news/db/?29023#comments</comments>
		<pubDate>Tue, 01 Nov 2011 16:36:11 +0000</pubDate>
		<dc:creator>Xilinx</dc:creator>
				<category><![CDATA[altera]]></category>
		<category><![CDATA[altera de2]]></category>
		<category><![CDATA[altera usb blaster]]></category>
		<category><![CDATA[asic design]]></category>
		<category><![CDATA[cpld xilinx]]></category>
		<category><![CDATA[design embedded system]]></category>
		<category><![CDATA[designing embedded systems]]></category>
		<category><![CDATA[digilent]]></category>
		<category><![CDATA[embedded system hardware]]></category>
		<category><![CDATA[embedded systems hardware]]></category>
		<category><![CDATA[fgpa]]></category>
		<category><![CDATA[field programmable gate array]]></category>
		<category><![CDATA[fpga]]></category>
		<category><![CDATA[fpga basics]]></category>
		<category><![CDATA[fpga board]]></category>
		<category><![CDATA[fpga board xilinx]]></category>
		<category><![CDATA[fpga design]]></category>
		<category><![CDATA[fpga pdf]]></category>
		<category><![CDATA[fpga programming]]></category>
		<category><![CDATA[fpga projects]]></category>
		<category><![CDATA[fpga spartan]]></category>
		<category><![CDATA[fpga tutorial]]></category>
		<category><![CDATA[fpga usb]]></category>
		<category><![CDATA[New Products]]></category>
		<category><![CDATA[News]]></category>
		<category><![CDATA[spartan 3]]></category>
		<category><![CDATA[spartan fpga]]></category>
		<category><![CDATA[Spartan-6]]></category>
		<category><![CDATA[TechChannel-original]]></category>
		<category><![CDATA[vhdl programs]]></category>
		<category><![CDATA[vhdl projects]]></category>
		<category><![CDATA[vhdl tutorial]]></category>
		<category><![CDATA[virtex]]></category>
		<category><![CDATA[virtex 4]]></category>
		<category><![CDATA[virtex 5]]></category>
		<category><![CDATA[Virtex-6]]></category>
		<category><![CDATA[www.xilinx.com]]></category>
		<category><![CDATA[xilinx]]></category>
		<category><![CDATA[xilinx altera]]></category>
		<category><![CDATA[xilinx board]]></category>
		<category><![CDATA[xilinx boards]]></category>
		<category><![CDATA[xilinx cpld]]></category>
		<category><![CDATA[xilinx dcm]]></category>
		<category><![CDATA[xilinx development board]]></category>
		<category><![CDATA[xilinx fpga boards]]></category>
		<category><![CDATA[xilinx fpga programmer]]></category>
		<category><![CDATA[xilinx platform cable usb]]></category>
		<category><![CDATA[xilinx programmer]]></category>
		<category><![CDATA[xilinx software]]></category>
		<category><![CDATA[xilinx spartan 3 fpga]]></category>
		<category><![CDATA[xilinx spartan 3e]]></category>
		<category><![CDATA[xilinx spartan 3e fpga]]></category>
		<category><![CDATA[xilinx spartan fpga]]></category>
		<category><![CDATA[xilinx system generator for dsp]]></category>
		<category><![CDATA[xilinx usb]]></category>
		<category><![CDATA[xilinx vhdl]]></category>
		<category><![CDATA[xilinx virtex]]></category>
		<category><![CDATA[xilinx virtex 4]]></category>
		<category><![CDATA[xilinx virtex 5]]></category>
		<category><![CDATA[xilinx virtex 6]]></category>
		<category><![CDATA[xilinx webpack]]></category>
		<category><![CDATA[xilinx webpack ise]]></category>
		<category><![CDATA[xilinx.com]]></category>
		<category><![CDATA[xlinx]]></category>

		<guid isPermaLink="false">http://www.dsp-fpga.com/news/db/?29023</guid>
		<description><![CDATA[Xilinx, Inc. (NASDAQ: XLNX) announced the availability of ISE(r) Design Suite 13.3 featuring new capabilities for DSP designers to easily implement bit-accurate single, double and full custom precision floating-point math operations in their designs targeting wireless, medical, aerospace and defense, high-performance computing and video applications.]]></description>
		<wfw:commentRss>http://tech.opensystemsmedia.com/fpga/2011/11/xilinx-ise-design-suite-13-3-full-custom-precision-floating-point-support-extends-productivity-for-dsp-designers/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Altera announces SoC FPGAs with dual-core ARM Cortex A9 and virtual prototyping support</title>
		<link>http://tech.opensystemsmedia.com/fpga/2011/10/altera-announces-soc-fpgas-with-dual-core-arm-cortex-a9-and-virtual-prototyping-support/</link>
		<comments>http://tech.opensystemsmedia.com/fpga/2011/10/altera-announces-soc-fpgas-with-dual-core-arm-cortex-a9-and-virtual-prototyping-support/#comments</comments>
		<pubDate>Tue, 11 Oct 2011 15:00:20 +0000</pubDate>
		<dc:creator>Mike Demler, Editorial Director</dc:creator>
				<category><![CDATA[Articles]]></category>
		<category><![CDATA[TechChannel-original]]></category>

		<guid isPermaLink="false">http://tech.opensystemsmedia.com/fpga/?p=322</guid>
		<description><![CDATA[Altera has announced development of a family of ARM-based SoC FPGAs, which will provide users with single-chip solutions that integrate a dual-core ARM Cortex-A9 processor with Altera’s low power Cyclone V and Arria V FPGA fabrics. Todd Koelling, Sr. Product Marketing Manager for Embedded Processors at Altera, says that the SoC FPGA processor system will [...]]]></description>
		<wfw:commentRss>http://tech.opensystemsmedia.com/fpga/2011/10/altera-announces-soc-fpgas-with-dual-core-arm-cortex-a9-and-virtual-prototyping-support/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
	</channel>
</rss>

