DSP-FPGA.com

Subscribe

Receive our complimentary magazine via U.S. Mail or E-mail.

DSP-FPGA.com

Editor's Insight

Advances in EDA design methodologies led by next-generation FPGAs

As FPGA vendors strive to make their devices more SoC- and ASIC-like, they are collaborating with EDA companies to more seamlessly integrate their tools. This produces great benefits for designers as FPGA design methodologies are leading the way to new capabilities in areas such as Electronic System Level (ESL) synthesis, IP integration and re-use, and higher-level tools for software/hardware co-design.

EDA vendors roll out advances for 20 nm design

After nearly 50 years of shrinking designs in two dimensions, extending Moore's Law to 20 nm design technology requires the use of a new technique: Double Patterning Technology (DPT). EDA vendors will see a major impact as a result, and semiconductor foundry Taiwan Semiconductor Manufacturing Corporation Limited (TSMC) recognized EDA competitors for their collaborative contributions to 20 nm design flows.