Will Demonstrate Full Product Line During Design Automation Conference
ADVERTISEMENT
Posts tagged ‘eda tools’
|
Nov. 2nd, 2011
|
FPGA design tools: Misconceived and missed opportunities
|
|
May. 19th, 2011
|
Verific Unveils Perl Interface for Its SystemVerilog, VHDL Front-End Solutions
|
Apr. 8th, 2011
|
Impulse and Convey Enable C-to-FPGA Programming for Hybrid-Core ComputingCompiler add-on allows C programmers to synthesize to Intel and Xilinx Processors on Convey Platform
|
|
Apr. 4th, 2011
|
Ausdia Licenses Verific Design Automation’s Parser PlatformIntegrates Analysis, Optimization Software With Verilog Parser, Elaborators |
|
Mar. 30th, 2011
|
HDL Design House Adopts Magma’s Full Suite of Software to Accelerate SoC and IP DevelopmentHDL Design House Now Provides Complete Mixed-Signal SoC Design Services |
Mar. 9th, 2011
|
CAST IP and Aldec Simulators Unite for Smoother FPGA and ASIC Design FlowSemiconductor intellectual property (IP) provider CAST, Inc. and electronic design automation (EDA[ |
|
Mar. 8th, 2011
|
Synopsys Announces FPGA Synthesis Support for Xilinx’s Newest ISE Design Suite 13Synplify and Synphony Product Families Deliver Capacity and Faster Runtime for Multi-Million Gate Designs
|
|
Feb. 28th, 2011
|
Magma’s Titan and FineSim Validated for LFoundry Interoperable Process Design Kits (iPDKs)Accelerates Turnaround Time for Analog[ |
|
Feb. 28th, 2011
|
Synopsys DesignWare IP First to Support Final Release of PCI Express 3.0 SpecificationAdditional New DMA Engine and 256-bit Datapath Address Enterprise Computing Performance Requirements
|
|
Feb. 24th, 2011
|
Oasys Design Systems Enhances Chip Synthesis With Power CapabilitiesNew Power Synthesis Feature Re-Synthesizes From RTL With Power Constraints, Supports CPF, UPF Support to Come
|
Jan. 31st, 2011
|
Xilinx Experts to Discuss Through Silicon Vias, Signal Integrity, Design Methodologies and FPGA-based SoC Development at DesignCon 2011Demonstrations, Technical Sessions and Keynote Focus on Design Solutions and the Future of FPGAs |
|
Jan. 17th, 2011
|
Magma Delivers Hierarchical Reference Flow for the Common Platform Alliance’s 32/28-nm Low-Power Process TechnologyRTL-to-GDSII Flow Used to Successfully Implement Chip Using Latest ARM Artisan(R) 32/28-nm Process Libraries
|
|
Jan. 17th, 2011
|
Synopsys Announces Production-Ready Lynx Design System Optimized for Common Platform 28-nm High-K Metal Gate TechnologyCollaboration Brings Integrated and Validated IP, Design Tools and Methodology to Facilitate Low Power, High-performance Mobile System-on-Chip Design
|
|
Jan. 6th, 2011
|
Synopsys’ New DesignWare Sonic Focus IP Solutions Deliver Exceptional Sound Through Standard SpeakersAudio Post-Processing IP Significantly Enhance Audio Quality in Low-Power DSP[
|
|
Dec. 15th, 2010
|
Tanner EDA Expands Presence in Chinese MarketNewPlus Systems and Technologies to provide sales and support for full-flow analog IC design tool suite
|
